Technologies
Products
About D
2
S
News
Community
Videos
Join D
2
S
Contact Us
Menu
Contact Us
Technologies
Uniformity
The critical success factor
Mask Uniformity
Path to wafer uniformity
Wafer Uniformity
Achieving the best process window
GPU Acceleration
Practical full-reticle processing
Curvilinear
Better mask and wafer quality
Pixel Domain
Shape-agnostic computing
Products
PLDC
MPC for uniformity and linearity
TrueMask
®
ILT
Full-chip, Entirely Manufacturable™ ILT
TrueModel
®
Physical model for masks and wafers
CDP
GPU-accelerated design platform
About D
2
S
About D
2
S
Timeline of D
2
S Technology Highlights
Technologies
Uniformity
The critical success factor
Mask Uniformity
Path to wafer uniformity
Wafer Uniformity
Achieving the best process window
GPU Acceleration
Practical full-reticle processing
Curvilinear
Better mask and wafer quality
Pixel Domain
Shape-agnostic computing
Products
PLDC
MPC for uniformity and linearity
TrueMask
®
ILT
Full-chip, Entirely Manufacturable™ ILT
TrueModel
®
Physical model for masks and wafers
CDP
GPU-accelerated design platform
About D
2
S
About D
2
S
Timeline of D
2
S Technology Highlights
Information
News
Community
Videos
Join D
2
S
Contact Us
Menu
How Can We Help You?
General Inquiry
Technologies
Products
Employment Opportunities
Consulting Opportunities
Name
Email
Comments
Resume/CV
Attach a file...
Silicon Valley
4040 Moorpark Ave #250 ,
San Jose, CA 95117
Japan
2-17-19 Shin-Yokohama, Kohoku-ku,
Yokohama, 222-0033 Japan
045-479-8390
Berlin
Friedrichstraße 68, 10117 Berlin
