

# PROCEEDINGS OF SPIE

[SPIEDigitallibrary.org/conference-proceedings-of-spie](https://www.spiedigitallibrary.org/conference-proceedings-of-spie)

## TrueMask® ILT MWCO: Full-chip curvilinear ILT in a day and full mask multi-beam and VSB writing in 12 hrs for 193i

Pang, Linyong (Leo), Ungar, P. Jeffrey, Bouaricha , Ali,  
Sha, Lu, Pomerantsev, Michael, et al.

Linyong (Leo) Pang, P. Jeffrey Ungar, Ali Bouaricha , Lu Sha, Michael Pomerantsev, Mariusz Niewczas, Kechang Wang, Bo Su, Ryan Pearman, Aki Fujimura, "TrueMask® ILT MWCO: Full-chip curvilinear ILT in a day and full mask multi-beam and VSB writing in 12 hrs for 193i," Proc. SPIE 11327, Optical Microlithography XXXIII, 113270K (31 March 2020); doi: 10.1117/12.2554867

**SPIE.**

Event: SPIE Advanced Lithography, 2020, San Jose, California, United States

# TrueMask® ILT MWCO: Full-Chip Curvilinear ILT in a Day, and Full Mask Multi-Beam and VSB Writing in 12 Hours for 193i

Linyong (Leo) Pang, P. Jeffrey Ungar, Ali Bouaricha, Lu Sha, Michael Pomerantsev, Mariusz Niewczas, Kechang Wang, Bo Su, Ryan Pearman, Aki Fujimura  
D2S, Inc. (US)

4040 Moorpark Avenue, Suite 250, San Jose, CA 95117 USA

## ABSTRACT

Since its introduction more than a decade ago, inverse lithography technology (ILT) has been seen as a promising solution to many of the challenges of advanced-node lithography. Numerous studies have demonstrated that curvilinear ILT mask shapes produce the best process window. However, the runtimes associated with this computational technique have limited its practical application. In 2019, D2S introduced an entirely new, stitchless approach for ILT [20]. This system includes a unique GPU-accelerated approach that emulates a single, giant GPU/CPU pair that can compute an entire full-chip ILT solution at once. This novel approach, systematically designed for ILT and GPU acceleration, makes full-chip ILT a practical reality in production for the first time. The masks used to validate wafer results for this system were written by a multi-beam mask writer.

The question remained of whether it was possible to use this new approach to ILT in a way that could be written by a variable-shaped beam (VSB) mask writer. This paper introduces a new method, in which a process called mask-wafer co-optimization (MWCO) is performed during ILT optimization. This new approach enables curvilinear ILT for 193i masks to be written on VSB mask writers within reasonable write times. It shortens the total turnaround time so that VSB mask writers can produce full-chip, curvilinear ILT masks within a practical, 12-hour time frame, while also producing the largest process windows. It should be noted that this enables curvilinear or any-angle targets for the wafer design to be processed by curvilinear ILT and then written by VSB mask writers for 193i processes. While MWCO as a concept can be used for multi-beam mask writers as well, this paper is focused on MWCO for VSB mask writers.

**Keywords:** Photomask, GPU, Inverse Lithography Technology, ILT, Curvilinear ILT, Mask Wafer Co-Optimization (MWCO), Multi-beam Mask Writer, VSB Mask Writer, MDP, MPC

## 1. INTRODUCTION

### 1.1 Full-Chip, Curvilinear ILT is Now a Practical Reality

Inverse lithography technology (ILT) – a mathematically rigorous inverse approach that determines the mask shapes that will produce the desired on-wafer results – has been seen as a promising solution to many of the challenges of advanced-node lithography, whether optical or EUV. Since its introduction more than a decade ago [1-17], there have been numerous studies that demonstrate that curvilinear ILT mask shapes, in particular, produce the best process windows [18]. However, until recently, the runtimes associated with this computational technique have limited its practical application to critical “hotspots” on chips [19]. The solution to the runtime problem for ILT has been particularly vexing, as the traditional approach to runtime improvement – partitioning and stitching – has failed to produce satisfactory results, either in terms of runtime or in terms of quality. At the 2019 SPIE Photomask Technology Conference [20], we detailed an entirely new, stitchless approach, creating a purpose-built system for ILT, called TrueMask® ILT. This system includes a unique GPU-accelerated approach that emulates a single, giant GPU/CPU pair that can compute an entire full-chip ILT solution at once, in a single day. This novel approach, systematically designed for ILT and GPU acceleration, made full-chip ILT a practical reality in production for the first time.

The 2019 paper details how TrueMask ILT meets all of the requirements for a production-ready full-chip, curvilinear ILT solution: it integrates curvilinear mask rules to produce mask-rule-checking (MRC)-clean results; it meets edge-placement error (EPE) requirements; its results are continuous and symmetric; it demonstrates both on-grid and off-grid invariance; it is symmetric from any angle (Figure 1).




Figure 1: Continuous Tone Mask (CTM) and Final ILT mask for an equal-pitch contact array at on-grid and off-grid situation, pitch change, plus rotation demonstrating TrueMask ILT solutions are symmetric and rotation invariant [20]

To validate TrueMask ILT results, D2S worked with Micron Technology to write masks and print wafers using the Micron Technology process of record (POR) [20, 21]. The ultimate goal for curvilinear ILT is to achieve the best process window, so in this evaluation, process windows were compared between OPC and TrueMask ILT using the Micron POR. Critical dimensions (CDs) were measured to quantify the size of the process window between OPC and TrueMask ILT.

Figure 2 shows the wafer-print matrix result for a random contact layer. Unlike with Figure 1, these are all cases where the contacts are arranged in a Manhattan layout, without introducing non-orthogonal configurations. The target CD was 62.8nm; all dies with CD within a 10% variation are considered to be within the required process window. The CD measurements that meet the conditions within the process window are highlighted in green in the chart. Notice that the x axis is the focus, y axis is the dose (to be consistent with the process window plot). Three wafer images at the process center and two process corners are also shown below the charts. Compared to the Micron POR OPC, TrueMask ILT enlarged the process window by over 100%.




Figure 2: Process window CD measurements for standard OPC vs. TrueMask ILT of Micron Technology's POR. The green regions are within process window. TrueMask ILT increases the process window by more than 100% [20].

## 1.2 Could This Full-Chip ILT Approach Be Extended to VSB Mask Writing?

The approach detailed in the 2019 paper relied on multi-beam mask writing, an important new development in mask writing that is pixel-based, rather than shape-based, and so is shape-agnostic in terms of write-time. The question that remained was if the benefits of full-chip, curvilinear ILT could be extended to the masks created by variable-shaped beam (VSB) mask writers that make up the majority of equipment in the mask-shops around the world today. In this paper, we will detail a mask-wafer co-optimization (MWCO) method that combines with established techniques, such as overlapping shots and mask and wafer simulation, to create Manhattanized, full-chip, curvilinear ILT mask shapes that VSB mask writers can write within 12 hours.

EUV does not need curvilinear ILT today. Because of the smaller mask features sizes of EUV masks, and because that in turn requires slower resists to be used for EUV masks, multi-beam mask writers are needed for EUV masks. But for 193i processing, advanced nodes need as much edge-placement accuracy as possible. The improved process windows that are possible from curvilinear ILT can help greatly. This is why it is important to enable curvilinear ILT for 193i to be written on widely available VSB mask writers.

## 2. MASK-WAFER CO-OPTIMIZATION FOR FULL-CHIP CURVILINEAR ILT FOR VSB MASK WRITERS

### 2.1 Mask Data Preparation and Mask Process Correction for Curvilinear ILT Masks

The conventional approach to Manhattanizing curvilinear ILT masks requires a trade-off of accuracy for ILT runtime and the write time on the VSB mask writer. It is possible to get very close to a curvilinear target using many small rectilinear mask shapes to form curves with small “jogs” or “stair-steps.” This approach creates fairly good curvilinear mask shapes using VSB writers. However, the shot count involved in this approach leads to impractical write-times if it were to be used on a full-chip ILT design. Alternatively, jog and step-sizes can be made larger, say 20nm, to contain VSB shot count, but even then, if practiced at a full-chip scale, write times would be prohibitive using conventional fracturing (without overlapping shots). Combined with the long runtimes of the traditional ILT software, even when running on a large bank of CPUs, ILT has been confined to “hotspot” use only. Yet the need to run ILT for hotspots suggests that there is general understanding that ILT produces superior process windows for the wafer.

### 2.2 Overlapping Shots and Simulation Enable Full-Chip, Curvilinear ILT Using VSB Mask Writers

Overlapping shots is a technique to reduce shots and improve dose margin for angled lines and curvilinear features to be written by VSB mask writers [22, 23]. Figure 3 shows a typical curvilinear ILT mask pattern, fractured for a VSB mask writer. The pattern on the left uses conventional MDP for VSB; the pattern on the right, employs MDP with overlapping shots to create the same pattern. There are two observations from this example: first, overlapping shots can significantly reduce total shot count; and second, the majority of shots in this case (and in most production designs) are for the sub-resolution assist features (SRAFs) – which do not print – not for the main features. As we know, SRAFs have far less impact on the wafer edge-placement error (EPE) as compared to main features. For any given target main feature in a contact layer, an overwhelming number of shots are used for the SRAFs in a conventionally fractured solution. Overlapping shots produce SRAFs that perform well without devoting so much of the VSB write-time to producing them.




Figure 3: Example of a curvilinear ILT mask pattern written by VSB mask writer with conventional (fracturing) shots and overlapping shots.

### 2.3 Mask Wafer Co-Optimization (MWCO) Is the Key

Today's semiconductor manufacturing process separates the responsibilities between the OPC/ILT shop and the mask shop. The OPC/ILT shop has the responsibility to specify the desired mask shapes in order to achieve the best wafer results; the mask shop has the responsibility to manufacture the masks as close as possible to the shapes specified by OPC/ILT. Realistic limitations of mask making are codified as mask design rules that the OPC/ILT shop needs to obey when specifying mask shapes. Other realities of mask making are considered in OPC/ILT as well, most notably the consideration that VSB mask writing that is best for Manhattan (axis-parallel) rectangles with some provisions for 45-degree triangles. Since a major factor in mask cost and mask yield is mask write time, and the principle factor in mask write times (given a speed of resist dictated by the mask process for VSB-based mask writing) is the shot count, OPC/ILT tries to minimize mask shot count by various techniques, such as matching jog locations on opposite sides of a line [24]. With ILT, a Manhattanization process is explicitly invoked wherein the wafer shape is optimized given a certain minimum jog size, such as 20nm (mask dimensions) to avoid creating shapes that would take too many shots in the VSB writer [25]. But whether complex OPC or ILT, the specified mask shapes are complex, mostly rectilinear shapes with small 90-degree jogs, often with jog lengths of 20nm(mask) or less. Manufactured with mask processes that have a blur radius of 20-25nm (mask), these jogs are understood to become curves on the mask, often with the adjacent jogs interacting with each other. There is always a difference between the specified rectilinear shapes and the actual, curvilinear mask contours that result from that specification. Overlapping shots take advantage of this difference, using it as a tolerance in edge placement of the mask contour that can reduce shot count, while still shooting approximately the same contour, within the original EPE that the actual mask shape was going to have anyway.

In this separation of responsibilities, determining overlapping shots that could write the specified mask shapes was the domain of mask making. Even if error tolerances are within the original expectations, the idea that the originally specified shape is being slightly modified is disconcerting to the mask shop. Simulation-based contour checking is required, for example, because XOR checks will not pass.

MWCO marries curvilinear ILT with curvilinear MDP for VSB writers using overlapping shots. MWCO incorporates overlapping shot generation and mask-wafer double simulation into the ILT process, so that the output of the OPC shop is already optimized for shot count. By using double simulation, wafer EPE is iteratively optimized while manipulating VSB shot edges to produce rectilinear target mask shapes that are known to be writable on a VSB writer, with a known and an acceptable shot count.

This paper will demonstrate the method and its results.




Figure 4: MWCO flow for full-chip, curvilinear ILT for VSB mask writers

## 2.4 Small Jogs on Mask Filtered by Band-limited 193i Scanner - Use Bigger Shots & Simulation to Reduce Shot Count

There are a number of observations that are leveraged in MWCO. The first observation is in regard to the jogs created when small rectilinear shapes are used to create larger, curvilinear shapes: Since the scanner is a band-limited optical system, small jogs on mask are high frequency and will be filtered out by scanner optics. Particularly with 193i, the effect is large and makes a significant difference in required shot count for VSB. As shown in Figure 5, when the jog size is increased from 170nm to 200 nm to 226nm, there is no impact on the wafer EPE – the wafer EPE for each of these jog sizes is zero. When the jog size is increased to 254nm, the wafer EPE is not zero, but is still less than 1nm, and no modulation in the wafer shape is observed. When the jog is even larger, for example, 310nm, then modulation is observed in the wafer shape, and the wafer EPE is larger than 1nm. This means we have some degree of freedom to move small jogs, and we also can use bigger shots with mask-wafer simulation to reduce shot count.




Figure 5: Mask jog size and its impact on wafer shape and wafer EPE

## 2.5 Overlapping Shots + Mask-Wafer Simulation = Fewer Shots for the Same Wafer EPE

The second observation is that for the same wafer EPE, many fewer shots are needed when overlapping shots are used. As shown in Figure 6, for the same 200nm jog size, and wafer EPE 0nm, overlapping shots can reduce the shot count of a diagonal line by nearly half.




Figure 6: Conventional shots and overlapping shots to print the same angled line on wafer, using conventional shots (left) and overlapping shots (right).

## 2.6 Balance Shots for Write Time and Mask-Pattern Fidelity; Main Features: Conventional, SRAFs: Overlapping

The third observation is that majority of the shot count for any given mask is from curvilinear SRAFs. Because SRAFs have relatively little impact on wafer EPE, overlapping shots can be used on SRAFs to dramatically reduce shot count. Main features, on the other hand, have a large impact on wafer EPE; therefore, conventional shots can be used, as shown in Figure 7.




Figure 7: Illustration of writing SRAFs with overlapping shots, while writing main features with conventional shots

## 2.7 MWCO: The Key is to Minimize and Move Shots based on Wafer EPE, not Mask EPE

Figure 8 shows an example contact array with curvilinear ILT producing desired curvilinear mask target shapes, then VSB shots being generated for it using overlapping shots as previously published [22, 23, 26]. In the figure, green lines show the wafer target, red lines show the wafer image simulated from mask images simulated from the VSB shots in a double simulation process. The VSB shots are shown as hatched blue rectangles. Overlapping shots are shooting SRAFs on the mask that do not print on the wafer. For the SRAFs, thin brown lines reflect the target curvilinear mask shapes output by curvilinear ILT. Non-overlapping shots shoot the main features, but with shot count just large enough to produce the target mask contour as specified by curvilinear ILT (not shown). MDP for overlapping shots is simulation-based, with iterative optimization to produce a shot configuration that produces the desired mask contour while maintaining a low shot count, taking advantage of the natural corner-rounding in the mask process, which is especially prominent with SRAF dimensions. To the right is a zoomed-in picture of the two main features on the lower right of the contact array. Without using MWCO, the red contour of the simulated wafer image comes within 2nm EPE after mask-wafer double simulation. Because this process first produces the target curvilinear mask shapes using curvilinear ILT, and then separately optimizes the VSB shots to hit the desired mask contours, the trade-off with shot count inevitably results in accuracy loss, such as this 2nm EPE.




Figure 8: VSB shots generated to minimize mask EPE

The wafer results can be much improved with MWCO. Figure 9 shows the results when the shots to produce the mask contours are moved based on mask-wafer double-simulated wafer EPE. By taking this approach, without changing the shot count or shot configuration much, the wafer EPE is reduced from 2nm to 0nm at the same location and less than 1nm in all the shapes. Iteratively optimizing VSB shot edges while optimizing for wafer EPE significantly improves the ability to target curvilinear mask shapes while minimizing impact on shot count.




Figure 9: VSB shots generated to minimize wafer EPE

### 3. VSB MASK WRITER RESULTS FOR FULL-CHIP, CURVILINEAR ILT USING MWCO

#### 3.1 Shot Density is the Key to Practical Write Times for VSB Mask Writers

Previous works have shown that a multi-beam mask writer [27] can write a full-chip, curvilinear ILT mask in 12 hours [20]. The next question is, can the VSB mask writer write curvilinear ILT masks within this same time frame? Figure 10 is a write-time comparison chart between VSB and their multi-beam machine presented by NuFlare [28]. Because VSB mask write time is proportional to the number of shots, according to this NuFlare chart, it is only when shot count is greater than 200 Gshots/pass that VSB write times exceed 12 hours; below the 200 Gshots/pass level, VSB write times are faster than 12 hours even at 75  $\mu$ C/cm<sup>2</sup>. When this number is converted into shot density per square micron, it turns out the magic number is 36 shots/um<sup>2</sup>. If the shot density is below this number, the mask write time using a VSB mask writer (i.e., NuFlare EBM 9500) will be less than 12 hours.





Figure 10: NuFlare's estimation of mask write time for their VSB mask writer and multi-beam mask writer [28]

#### 3.2 Curvilinear ILT Mask Results Using MWCO

This section demonstrates the simulation-based results of MWCO using the same contact array sequence used in the 2019 paper that introduced the new approach to curvilinear ILT [20]. The contact array sequence includes features in dense placement all the way to nearly isolated features, with the contact array rotated to demonstrate the underlying curvilinear, all-angle, nature of this solution. We applied MWCO to each pattern in the sequence to generate an overlapping VSB shot solution for each pattern. Figure 11 shows some examples in this sequence.






Figure 11: MWCO results for contact array sequence from 2019 paper

VSB shot density for each configuration in this array sequence is computed and shown in Figure 12. Since this array sequence includes different sizes and rotations, effective areas that cover only the actual array region are used in the calculation; in other words, the empty area outside of the array is not used in the calculation, and therefore does not bias the shot density. The chart shows the shot density for every configuration is below 36 shots/ $\mu\text{m}^2$ . There are three general regions in this sequence. The first region is dominated by main features. In this region, using bigger jogs/shots by using mask-wafer double-simulation is the magic behind the shot-count reduction. The second region is dominated by SRAFs. In this region, using overlapping shots on SRAFs dramatically reduces the shot count to keep shot density below 36 shots/ $\mu\text{m}^2$ . The third region is still dominated by SRAFs, but due to a larger pitch, the pattern-density is lower, making the shot density even lower than the first or second regions – well below 36 shots/ $\mu\text{m}^2$ . The chart also shows that using conventional shots (the red line) results in shot densities that are much higher, with minimum about 180 shots/ $\mu\text{m}^2$ , which translates to about 5X the write time. For the second region, due to curvilinear SRAFs, the write time for conventional shots skyrockets, to 10X.





Figure 12: VSB shot density of MWCO results for the contact array sequence from Figure 11

Figure 13 shows VSB shots and simulated wafer contours. The bottom pictures are zoomed in to show that the simulated wafer contours are all very close to the wafer target, meaning the VSB shots resulting from MWCO can print the entire contact array sequence with very high pattern fidelity.






Figure 13: MWCO results for the same contact array in the 2019 paper. In each pair, the ones on the left are MWCO VSB shots of curvilinear mask designs for different pitches and orientations, the ones on the right are corresponding wafer target and simulated wafer contours

#### 4. SUMMARY AND CONCLUSIONS

##### ILT Vision Realized: Full-Chip Curvilinear ILT in a Day and Full Mask Multi-Beam or VSB Writing in 12 hours for 193i

For more than a decade, the semiconductor industry has recognized the value of ILT in addressing the challenges of advanced-node lithography. Until now, runtime and VSB write-times have been insurmountable barriers to using ILT as a full-chip solution. By embracing a unique, holistically conceived, purpose-built system of GPU-accelerated hardware and software that emulates a single giant GPU/CPU pair, stitchless, curvilinear, full-chip ILT in a day has been demonstrated in the 2019 paper.

This paper introduced Mask-Wafer Co-Optimization (MWCO) as a further enhancement, combining overlapping shots with mask and wafer double-simulation to demonstrate that curvilinear ILT for 193i is practical with VSB mask writers. The results showed that by employing MWCO, VSB writers can write a curvilinear ILT mask with 36 shots/ $\mu\text{m}^2$  which for resist sensitivities expected for 193i masks should be below 12 hours in write time.

#### 5. REFERENCES

- [1] B.E.A. Saleh and S.I. Sayegh, “Reductions of errors of microphotographic reproductions by optical corrections of original masks”, Optical Eng. Vol. 20 pp 781-784 (1981)
- [2] K.M. Nashold and B.E.A. Saleh, “Image construction through diffraction-limited high-contrast imaging systems: an iterative approach”, J. Opt. Soc. Am.A, vol. 2 p. 635 (1985)

- [3] Y. Liu and A. Zachor, "Optimal binary image design for optical lithography", Proc. SPIE Vol. 1264 pp 410-412 (1990)
- [4] Y. Liu and A. Zachor, "Binary and phase-shifting image design for optical lithography", Proc. SPIE Vol. 1463 pp 382-399 (1991)
- [5] A. Rosenbluth et. al, "Optimum mask and source patterns to print a given shape", JM3 vol. 1 pp 13-30 (2002)
- [6] Y-T Wang, Y.C. Pati, H. Watanabe and T. Kailath, "Automated design of halftoned double-exposure phase-shifting masks", Proc. SPIE Vol. 2440 pp 290-301 (1995)
- [7] Y.H. Oh, and J-C Lee, Resolution enhancement through optical proximity correction and stepper parameter optimization for 0.12-um mask pattern, Proc. SPIE Vol. 3679 pp 607-613 (1999)
- [8] T. Fuhner and A. Erdmann, "Improved mask and source representations for automatic optimization of lithographic process conditions using a genetic algorithm", Proc. SPIE Vol. 5754 pp 415-426 (2005)
- [9] Abrams, Daniel S., and Linyong Pang. "Fast inverse lithography technology." In *Optical Microlithography XIX*, vol. 6154, p. 61541J. International Society for Optics and Photonics, 2006.
- [10] Pang, Linyong, Yong Liu, and Dan Abrams. "Inverse lithography technology (ILT): What is the impact to the photomask industry?." In *Photomask and Next-Generation Lithography Mask Technology XIII*, vol. 6283, p. 62830X. International Society for Optics and Photonics, 2006.
- [11] Liu, Yong, Dan Abrams, Linyong Pang, and Andrew Moore. "Inverse lithography technology principles in practice: Unintuitive patterns." In *25th Annual BACUS Symposium on Photomask Technology*, vol. 5992, p. 599231. International Society for Optics and Photonics, 2005.
- [12] Lin, Benjamin, Ming Feng Shieh, Jie-wei Sun, Jonathan Ho, Yan Wang, Xin Wu, Wolfgang Leitermann et al. "Inverse lithography technology at chip scale." In *Optical Microlithography XIX*, vol. 6154, p. 615414. International Society for Optics and Photonics, 2006.
- [13] Hung, Chi-Yuan, Bin Zhang, Eric Guo, Linyong Pang, Yong Liu, Kechang Wang, and Grace Dai. "Pushing the lithography limit: Applying inverse lithography technology (ILT) at the 65nm generation." In *Optical Microlithography XIX*, vol. 6154, p. 61541M. International Society for Optics and Photonics, 2006.
- [14] Ho, Jonathan, Yan Wang, Xin Wu, Wolfgang Leitermann, Benjamin Lin, Ming Feng Shieh, Jie-wei Sun et al. "Real-world impacts of inverse lithography technology." In *25th Annual BACUS Symposium on Photomask Technology*, vol. 5992, p. 59921Z. International Society for Optics and Photonics, 2005.
- [15] Moore, Andrew, Timothy Lin, Yong Liu, Gordon Russell, Linyong Pang, and Daniel Abrams. "Inverse lithography technology at low k1: Placement and accuracy of assist features." In *Photomask Technology 2006*, vol. 6349, p. 63494T. International Society for Optics and Photonics, 2006.
- [16] Hung, Chi-Yuan, Bin Zhang, Deming Tang, Eric Guo, Linyong Pang, Yong Liu, Andrew Moore, and Kechang Wang. "First 65nm tape-out using inverse lithography technology (ILT)." In *25th Annual BACUS Symposium on Photomask Technology*, vol. 5992, p. 59921U. International Society for Optics and Photonics, 2005.
- [17] Chu, Chih-Wei, Becky Tsao, Karl Chiou, Snow Lee, Jerry Huang, Yong Liu, Timothy Lin, Andrew Moore, and Linyong Pang. "Enhancing DRAM printing process window by using inverse lithography technology (ILT)." In *Optical Microlithography XIX*, vol. 6154, p. 61543O. International Society for Optics and Photonics, 2006.
- [18] Kim, Byung-Gook, Sung Soo Suh, Byung-Sung Kim, Sang-Gyun Woo, Han-Ku Cho, Vikram Tolani, Grace Dai et al. "Trade-off between inverse lithography mask complexity and lithographic performance." In *Photomask and Next-Generation Lithography Mask Technology XVI*, vol. 7379, p. 73791M. International Society for Optics and Photonics, 2009.
- [19] 2018 eBeam Initiative Perceptions Survey Results [September 18, 2018], <http://www.ebeam.org>
- [20] Pang, Linyong, et al. "Study of mask and wafer co-design that utilizes a new extreme SIMD approach to computing in memory manufacturing: full-chip curvilinear ILT in a day." *Photomask Technology 2019*. Vol. 11148. International Society for Optics and Photonics, 2019.
- [21] Russell, Ezequiel, "ILT and Curvilinear Mask Designs for Advanced Memory Designs", presented at SPIE eBeam lunch, February 25, 2020, <http://www.ebeam.org>
- [22] Aki Fujimura, David Kim, Tadashi Komagata, Yasutoshi Nakagawa, Vikram Tolani, Tom Cecil, "Best depth of focus on 22-nm logic wafers with less shot count," Proc. SPIE 7748, Photomask and Next-Generation Lithography Mask Technology XVII, 77480V (26 May 2010);<https://doi.org/10.1117/12.866413>
- [23] Zable, H., et al, "Writing Wavy Metal 1 Shapes on 22-nm Logic Wafers with Less Shot Count", Proc. SPIE 7748, 77480X (2010).

- [<sup>24</sup>] Linyong Pang, Yong Liu, Thuc Dam, Kresimir Mihic, Thomas Cecil, Dan Abrams, "Inverse lithography technology (ILT): keep the balance between SRAF and MRC at 45 and 32 nm," Proc. SPIE 6730, Photomask Technology 2007, 673052 (30 October 2007); <https://doi.org/10.1117/12.754568>
- [<sup>25</sup>] Linyong Pang, Nader Shamma, Paul Rissman, Dan Abrams, "Laser and e-beam mask-to-silicon with inverse lithography technology," Proc. SPIE 5992, 25th Annual BACUS Symposium on Photomask Technology, 599221 (7 November 2005); <https://doi.org/10.1117/12.632738>
- [<sup>26</sup>] Pang, Linyong, et al. "Model-based MPC enables curvilinear ILT using either VSB or multi-beam mask writers." *Photomask Japan 2017: XXIV Symposium on Photomask and Next-Generation Lithography Mask Technology*. Vol. 10454. International Society for Optics and Photonics, 2017.
- [<sup>27</sup>] Christof Klein, Elmar Platzgummer, "MBMW-101: World's 1st high-throughput multi-beam mask writer," Proc. SPIE 9985, Photomask Technology 2016, 998505 (25 October 2016); <https://doi.org/10.1117/12.2243638>
- [<sup>28</sup>] Matsumoto, Hiroshi, et al. "Multi-beam mask writer MBM-1000 and its application field." *Photomask Japan 2016: XXIII Symposium on Photomask and Next-Generation Lithography Mask Technology*. Vol. 9984. International Society for Optics and Photonics, 2016.